

### **General Description**

The MAX9965/MAX9966 four-channel, low-power, highspeed pin electronics driver and comparator ICs include for each channel a three-level pin driver, comparator, and variable clamps. The MAX9965/MAX9966 are similar to the MAX9963/MAX9964, but with even lower window comparator dispersion for enhanced accuracy. The driver features a wide voltage range and high-speed operation, includes high-Z and active termination (3rd-level drive) modes, and is highly linear even at low-voltage swings. The dual bipolar-input comparator provides very low dispersion (timing variation) over a wide variety of input conditions. The clamps provide damping of high-speed DUT waveforms when the device is configured as a high-impedance receiver. High-speed, differential control inputs compatible with ECL, LVPECL, LVDS, and GTL levels are provided for each channel. ECL/LVPECL or flexible open-collector outputs are available for the comparators.

The A-grade version provides tight matching of gain and offset for the driver and comparator, allowing reference levels to be shared across multiple channels in cost-sensitive systems. For system designs that incorporate independent reference levels for each channel, the B-grade version is available at reduced cost.

Optional internal resistors at the high-speed inputs provide differential termination of LVDS inputs, while optional internal resistors provide the pullup voltage and source termination for open-collector comparator outputs. These features significantly reduce the discrete component count on the circuit board.

The MAX9965/MAX9966 operating range is -1.5V to +6.5V, with power dissipation of only 975mW per channel.

These devices are available in a 100-pin, 14mm x 14mm body, 0.5mm pitch TQFP with an exposed 8mm x 8mm die pad on the top (MAX9965) or bottom (MAX9966) of the package for efficient heat removal. The MAX9965/MAX9966 are specified to operate with an internal die temperature of +60°C to +100°C, and feature a die temperature monitor output.

#### **Applications**

Memory Testers Low-Cost Mixed-Signal/System-on-Chip Testers Structural Testers Pattern/Data Generators

#### **Features**

♦ Small Footprint: Four Channels in 0.4in<sup>2</sup>

♦ Low Power Dissipation: 975mW/Channel (typ)

♦ High Speed: 500Mbps at 3Vp-p

**♦ Very Low Timing Dispersion** 

♦ Wide Operating Range: -1.5V to +6.5V

**♦** Active Termination (3rd-Level Drive)

♦ Low-Leakage Mode: 15nA Maximum

♦ Integrated Clamps

♦ Interface Easily with Most Logic Families

♦ Digitally Programmable Slew Rate

♦ Internal Logic Termination Resistors

**♦ Low Gain and Offset Error** 

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX9965ADCCQ*	0°C to +70°C	100 TQFP-EPR***
MAX9965AKCCQ*	0°C to +70°C	100 TQFP-EPR***
MAX9965AGCCQ*	0°C to +70°C	100 TQFP-EPR***
MAX9965AHCCQ*	0°C to +70°C	100 TQFP-EPR***
MAX9965AJCCQ*	0°C to +70°C	100 TQFP-EPR***
MAX9965BDCCQ*	0°C to +70°C	100 TQFP-EPR***
MAX9965BKCCQ*	0°C to +70°C	100 TQFP-EPR***
MAX9965BGCCQ	0°C to +70°C	100 TQFP-EPR***
MAX9965BHCCQ*	0°C to +70°C	100 TQFP-EPR***
MAX9965BJCCQ	0°C to +70°C	100 TQFP-EPR***
MAX9966ADCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9966AKCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9966AGCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9966AHCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9966AJCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9966BDCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9966BKCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9966BGCCQ	0°C to +70°C	100 TQFP-EP**
MAX9966BHCCQ*	0°C to +70°C	100 TQFP-EP**
MAX9966BJCCQ*	0°C to +70°C	100 TQFP-EP**

<sup>\*</sup>Future product—contact factory for availability.

Pin Configurations and Selector Guide appear at end of data

<sup>\*\*</sup>EP = Exposed pad.

<sup>\*\*\*</sup>EPR = Exposed pad reversed.

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND0.3V to +11.5V	DLV_ to DTV±10V
VEE to GND7.0V to +0.3V	CHV_ or CLV_ to DUT±10V
All Other Pins(VEE - 0.3V) to (VCC + 0.3V)	CH_, NCH_, CL_, NCL_ to GND2.5V to +5V
V <sub>CC</sub> - V <sub>EE</sub> 0.3V to +18V	Current into DHV_, DLV_, DTV_,
DUT_ to GND2.5V to +7.5V	CHV_, CLV_, CPHV_, CPLV±10mA
DATA_, NDATA_, RCV_, NRCV_ to GND2.5 to +5.0V	Current into TEMP0.5mA to +20mA
DATA_ to NDATA±1.5V	DUT_ Short Circuit to -1.5V to +6.5VContinuous
RCV_ to NRCV±1.5V	Power Dissipation ( $T_A = +70^{\circ}C$ )
V <sub>CCO</sub> to GND0.3V to +5V	MAX9965CCQ (derate 167mW/°C
SCLK, DIN, CS, RST to GND1.0V to +5V	above +70°C)13.3W*
DHV_, DLV_, DTV_, CHV_, CLV_ to GND2.5V to +7.5V	MAX9966CCQ (derate 47.6mW/°C
CPHV_ to GND2.5V to +8.5V	above +70°C)
CPLV_ to GND3.5V to +7.5V	Storage Temperature Range65°C to +150°C
DHV_ to DLV±10V	Junction Temperature+125°C
DHV_ to DTV±10V	Lead Temperature (soldering, 10s)+300°C

<sup>\*</sup>Dissipation wattage values are based on still air with no heat sink for the MAX9965 and slug soldered to board copper for the MAX9966. Actual maximum power dissipation is a function of users' heat extraction technique and may be substantially higher.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO}_{-} = 2.5V, SC1 = SC0 = 0, V_{CPHV}_{-} = 7.2V, V_{CPLV}_{-} = -2.2V, T_{J} = +85^{\circ}C$ , unless otherwise noted. All temperature coefficients are measured at  $T_{J} = +60^{\circ}C$  to  $+100^{\circ}C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES	•		•			
Positive Supply	Vcc		9.5	9.75	10.5	V
Negative Supply	VEE		-6.5	-5.25	-4.5	V
Positive Supply	Icc	(Note 2)		200	225	mA
Negative Supply	IEE	(Note 2)		-370	-425	mA
Power Dissipation	PD	(Notes 2, 3)		3.9	4.5	W
DUT_ CHARACTERISTICS						
Operating Voltage Range Max	V <sub>DUT</sub>	(Note 4)	-1.5		+6.5	V
Leakage Current in High-Z Mode	IDUT	LLEAK = $0, 0 \le V_{DUT} \le 3V$	±2			
Leakage Current III Algn-2 Mode		LLEAK = $0$ , $V_{DUT}$ = $-1.5V$ , $6.5V$			±5	μA
	I <sub>DUT</sub>	LLEAK = 1, $0 \le V_{DUT} \le 3V$ , $T_J < +90$ °C			±15	
Leakage Current in Low-Leakage Mode		LLEAK = 1, $V_{DUT}$ = -1.5 $V$ , $T_{J}$ < +90 $^{\circ}$ C			±30 nA	
iwode		LLEAK = 1, $V_{DUT}$ = 6.5V, $T_{J}$ < +90°C			±30	
Carebinad Careaitanas	0	Driver in term mode (DUT_ = DTV_)		3		
Combined Capacitance	C <sub>DUT</sub>	Driver in high-Z mode		5		pF
Low-Leakage Enable Time		(Notes 5, 7)		20		μs
Low-Leakage Disable Time		(Notes 6, 7)		20		μs
Low-Leakage Recovery		Time to return to the specified maximum leakage after a 3V, 4V/ns step at DUT_ (Note 7)		10		μs

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +9.75 \text{V}, V_{EE} = -5.25 \text{V}, V_{CCO}\_ = 2.5 \text{V}, SC1 = SC0 = 0, V_{CPHV}\_ = 7.2 \text{V}, V_{CPLV}\_ = -2.2 \text{V}, T_J = +85 ^{\circ}\text{C}, \text{ unless otherwise noted.} \\ \text{All temperature coefficients are measured at } T_J = +60 ^{\circ}\text{C to } +100 ^{\circ}\text{C}, \text{ unless otherwise noted.}) \\ \text{(Note 1)} \\ \text{(Note 1)} \\ \text{(Note 2)} \\ \text{(Note 3)} \\ \text{$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
LEVEL PROGRAMMING INPUTS	(DHV_, DLV	_, DTV_, CHV_, CLV_, CPHV_, CF	PLV_)				
Input Bias Current	I <sub>BIAS</sub>					±25	μΑ
Settling Time		To 5mV			1		μs
DIFFERENTIAL CONTROL INPU	rs (data_, i	NDATA_, RCV_, NRCV_)					
Input High Voltage	VIH			-1.6		+3.5	V
Input Low Voltage	VIL			-2.0		+3.1	V
Differential Input Voltage	V <sub>DIFF</sub>			±0.15		±1.0	V
Input Resistor		MAX996GCCQ, MAX996J between signal and complemen	,	96		104	Ω
SINGLE-ENDED CONTROL INPU	TS (CS, RST	, SCLK, DIN)					
Input High Voltage	VIH			1.6		3.5	V
Input Low Voltage	VIL			-0.1		+0.9	V
SERIAL INTERFACE TIMING (Fig	ure 5)						
SCLK Frequency	fsclk					50	MHz
SCLK Pulse Width High	tch			8			ns
SCLK Pulse Width Low	tCL			8			ns
CS Low to SCLK High Setup	tcsso			3.5			ns
CS High to SCLK High Setup	tCSS1			3.5			ns
SCLK High to CS High Hold	tCSH1			3.5			ns
DIN to SCLK High Setup	tDS			3.5			ns
DIN to SCLK High Hold	tDH			3.5			ns
CS Pulse Width High	tcswh			20			ns
TEMPERATURE MONITOR (TEM	P)						
Nominal Voltage		$T_J = +70^{\circ}C, R_L \ge 10M\Omega$			3.43		V
Temperature Coefficient					+10		mV/°C
Output Resistance					15		kΩ
DRIVERS (Note 8)							
DC OUTPUT CHARACTERISTICS	<b>3</b> (R <sub>L</sub> ≥ 10M <b>Ω</b>	2)					
DHV_, DLV_, DTV_, Output Offset Voltage	Vos	At DUT_ with $V_{DHV}$ = 3V, $V_{DTV}$ = 1.5V, $V_{DLV}$ = 0	MAX996_B			±100	mV
DHV_, DLV_, DTV_, Gain	Ay	Measured with V <sub>DHV</sub> , V <sub>DLV</sub> , V <sub>DTV</sub> at 0 and 4.5V	MAX996_B	0.96		1.001	V/V
DHV_, DLV_, DTV_, Output Voltage Temperature Coefficient		Includes both gain and offset temperature effects			±75		μV/°C
Lincovity Funcy		0V ≤ V <sub>DUT</sub> ≤ 3V (Note 9)				±5	m=1/
Linearity Error		Full range (Notes 9, 10)				±15	mV

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +9.75 \text{V}, V_{EE} = -5.25 \text{V}, V_{CCO}\_ = 2.5 \text{V}, \text{SC1} = \text{SC0} = 0, V_{CPHV}\_ = 7.2 \text{V}, V_{CPLV}\_ = -2.2 \text{V}, T_{J} = +85 ^{\circ}\text{C}, \text{ unless otherwise noted.}$  All temperature coefficients are measured at  $T_{J} = +60 ^{\circ}\text{C}$  to  $+100 ^{\circ}\text{C}$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DHV_ to DLV_ Crosstalk		V <sub>DLV</sub> = 0, V <sub>DHV</sub> = 200mV, 6.5V			±2	mV
DLV_ to DHV_ Crosstalk		V <sub>DHV</sub> = 5V, V <sub>DLV</sub> = -1.5V, 4.8V		±2	mV	
DTV_ to DLV_ and DHV_ Crosstalk		V <sub>DHV</sub> = 3V, V <sub>DLV</sub> = 0, V <sub>DTV</sub> = -1.5V, +6.5V			±2	mV
DHV_ to DTV_ Crosstalk		V <sub>DTV</sub> = 1.5V, V <sub>DLV</sub> = 0, V <sub>DHV</sub> = 1.6V, 3V			±3	mV
DLV_ to DTV_ Crosstalk		V <sub>DTV</sub> = 1.5V, V <sub>DHV</sub> = 3V, V <sub>DLV</sub> = 0, 1.4V			±3	mV
DHV_, DLV_, DTV_ DC Power-Supply Rejection Ratio	PSRR	V <sub>CC</sub> and V <sub>EE</sub> independently set to their min/max values	40			dB
Maximum DC Drive Current	I <sub>DUT</sub> _		±60		±120	mA
DC Output Resistance	R <sub>DUT</sub> _	I <sub>DUT</sub> _ = ±30mA (Note 11)	49	50	51	Ω
DC Output Resistance Variation	∆R <sub>DUT</sub> _	$I_{DUT}$ = ±1.0mA to ±40mA		1	2.5	Ω
DYNAMIC OUTPUT CHARACTER	RISTICS (ZL	= 50Ω)				
		$V_{DLV} = 0, V_{DHV} = 0.1V$		30		
Drive Mode Overshoot		V <sub>DLV</sub> _ = 0, V <sub>DHV</sub> _ = 1V		40		mV
		$V_{DLV} = 0$ , $V_{DHV} = 3V$		50		
Term Mode Overshoot		(Note 12)		0		mV
Settling Time to Within 25mV		3V step (Note 13)		10		ns
Settling Time to Within 5mV		3V step (Note 13)		20		ns
TIMING CHARACTERISTICS (ZL :	= 50Ω) (Note	e 14)	•			•
Prop Delay, Data to Output	tPDD			2	2.75	ns
Prop Delay Match, T <sub>LH</sub> vs. T <sub>HL</sub>		3V <sub>P-P</sub>		±50		ps
Prop Delay Match, Drivers Within Package		(Note 15)		40		ps
Prop Delay Temperature Coefficient				+3		ps/°C
Prop Delay Change vs. Pulse Width		3V <sub>P-P</sub> , 40MHz, 2.5ns to 22.5ns pulse width, relative to 12.5ns pulse width		±60		ps
Prop Delay Change vs. Common-Mode Voltage		V <sub>DHV</sub> V <sub>DLV</sub> _ = 1V, V <sub>DHV</sub> _ = 0 to 6V		85		ps
Prop Delay, Drive to High-Z	tpddz	V <sub>DHV</sub> = 1.0V, V <sub>DLV</sub> = -1.0V, V <sub>DTV</sub> = 0		2.9		ns
Prop Delay, High-Z to Drive	tpdzd	V <sub>DHV</sub> _ = 1.0V, V <sub>DLV</sub> _ = -1.0V, V <sub>DTV</sub> _ = 0		2.9		ns
Prop Delay, Drive to Term	tPDDT	V <sub>DHV</sub> = 3V, V <sub>DLV</sub> = 0, V <sub>DTV</sub> = 1.5V		2.3		ns
Prop Delay, Term to Drive	tPDTD	V <sub>DHV</sub> = 3V, V <sub>DLV</sub> = 0, V <sub>DTV</sub> = 1.5V		2.0		ns
DYNAMIC PERFORMANCE (Z <sub>L</sub> =	50Ω)					•
		0.2 V <sub>P-P</sub> , 20% to 80%		330		.e
Diagonal Fall Tire		1 V <sub>P-P</sub> , 10% to 90%	500	670	800	ps
Rise and Fall Time	t <sub>R</sub> , t <sub>F</sub>	3 V <sub>P-P</sub> , 10% to 90%	1.1	1.3	1.6	
		5 V <sub>P-P</sub> , 10% to 90%	İ	2.0		ns

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +9.75 \text{V}, V_{EE} = -5.25 \text{V}, V_{CCO}\_ = 2.5 \text{V}, SC1 = SC0 = 0, V_{CPHV}\_ = 7.2 \text{V}, V_{CPLV}\_ = -2.2 \text{V}, T_J = +85 ^{\circ}\text{C}, \text{ unless otherwise noted.} \\ \text{All temperature coefficients are measured at } T_J = +60 ^{\circ}\text{C to } +100 ^{\circ}\text{C}, \text{ unless otherwise noted.}) \\ \text{(Note 1)} \\ \text{(Note 1)} \\ \text{(Note 2)} \\ \text{(Note 3)} \\ \text{$ 

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
SC1 = 0, SC0 = 1 Slew Rate		Percent of full speed (SC0 = SC1 = 0), 3V <sub>P-P</sub> , 20% to 80%			75		%
SC1 = 1, SC0 = 0 Slew Rate		Percent of full speed (S0 3V <sub>P-P</sub> , 20% to 80%	C0 = SC1 = 0),		50		%
SC1 = 1, SC0 = 1 Slew Rate		Percent of full speed (St 3V <sub>P-P</sub> , 20% to 80%	C0 = SC1 = 0),		25		%
		0.2V <sub>P-P</sub> , V <sub>DHV</sub> = 0.2V,	√ <sub>DLV</sub> _ = 0		0.65		
Minimum Dulae Width (Note 16)		1V <sub>P-P</sub> , V <sub>DHV</sub> = 1V, V <sub>DL</sub>	v_ = 0		1.0		200
Minimum Pulse Width (Note 16)		$3V_{P-P}, V_{DHV} = 3V, V_{DL}$	v_ = 0		2.0		ns
		$5V_{P-P}$ , $V_{DHV} = 5V$ , $V_{DL}$	v_ = 0		2.9		]
		$0.2V_{P-P}, V_{DHV} = 0.2V, Y_{DHV}$	V <sub>DLV</sub> _ = 0		1700		
Data Data (Note 17)		$1V_{P-P}, V_{DHV} = 1V, V_{DL}$	v_ = 0		1000		Mbpa
Data Rate (Note 17)		$3V_{P-P}, V_{DHV} = 3V, V_{DL}$	v_ = 0		500		Mbps
		5V <sub>P-P</sub> , V <sub>DHV</sub> = 5V, V <sub>DL</sub>	v_ = 0		350		
Dynamic Crosstalk		(Note 18)			20		mV <sub>P-P</sub>
Rise and Fall Time, Drive to Term	t <sub>DTR</sub> , t <sub>DTF</sub>	V <sub>DHV</sub> = 3V, V <sub>DLV</sub> = 0, 10% to 90% (Note 19)	$V_{DTV} = 1.5V$ ,		1.6		ns
Rise and Fall Time, Term to Drive	t <sub>TDR</sub> , t <sub>TDF</sub>	V <sub>DHV</sub> = 3V, V <sub>DLV</sub> = 0, 10% to 90% (Note 19)	V <sub>DTV</sub> _ = 1.5V,		0.7		ns
COMPARATORS	l .						
DC CHARACTERISTICS							
Input Voltage Range	V <sub>IN</sub>	(Note 4)		-1.5		+6.5	V
Differential Input Voltage	V <sub>DIFF</sub>			±8			V
Hysteresis	V <sub>H</sub> YST				0		mV
Input Offset Voltage	Vos	V <sub>DUT</sub> _ = 1.5V	MAX996_B			±100	mV
Input Offset Voltage Temperature Coefficient					±50		μV/°C
Common-Mode Rejection Ratio	CMRR	V <sub>DUT</sub> _ = -1.5V, 6.5V (No	te 20)	50	55		dB
		V <sub>DUT</sub> = 1.5V (Note 9)			±1	±5	
Linearity Error		V <sub>DUT</sub> = -1.5V and 6.5V (Note 9)			±1	±10	mV
Power-Supply Rejection Ratio	PSRR	V <sub>DUT</sub> _ = -1.5V, 6.5V (Note 21)		50	66		dB
AC CHARACTERISTICS (Note 22)	)						
			MAX996GCCQ		0.6		
Minimum Pulse Width	tpw(MIN)	(Note 23)	MAX996HCCQ, MAX996JCCQ		0.9		ns
Prop Delay	t <sub>PDL</sub>		•		1.2	2.0	ns
Prop Delay Temperature Coefficient					2.6		ps/°C



### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +9.75 \text{V}, V_{EE} = -5.25 \text{V}, V_{CCO}\_ = 2.5 \text{V}, \text{SC1} = \text{SC0} = 0, V_{CPHV}\_ = 7.2 \text{V}, V_{CPLV}\_ = -2.2 \text{V}, T_{J} = +85 ^{\circ}\text{C}, \text{ unless otherwise noted.}$  All temperature coefficients are measured at  $T_{J} = +60 ^{\circ}\text{C}$  to  $+100 ^{\circ}\text{C}$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITI	ONS	MIN	TYP	MAX	UNITS		
Prop Delay Match, High/Low vs. Low/High					±40		ps		
Prop Delay Match, Comparators Within Package		(Note 15)			40		ps		
Prop Delay Dispersion vs. Common-Mode Input		VCHV_ = VCLV_ = -1.4, 6.4	V (Note 24)		±20		ps		
Prop Delay Dispersion vs. Overdrive		50mV to 500mV			60		ps		
Draw Dalay Diamagaian ya Bulas		2.0ns to 23ns pulse	MAX996GCCQ		±25				
Prop Delay Dispersion vs. Pulse Width		width, relative to 12.5ns pulse width	MAX996HCCQ, MAX996JCCQ		±45		ps		
Prop Delay Dispersion vs. Slew Rate		0.5V/ns to 6.5V/ns slew ravariation	te, peak-to-peak		50		ps		
Managara Tarakina 100/ ta 000/		$V_{DUT}$ = 1.0 $V_{P-P}$ , $t_R$ = $t_F$ = 1.0ns 10% to 90%,	Term mode		50				
Waveform Tracking 10% to 90%		relative to timing at 50% point	High-Z mode	250			ps		
OPEN-COLLECTOR LOGIC OUTF	PUTS (CH_,	NCH_, CL_, NCL_: MAX99	6GCCQ)						
V <sub>CCO_</sub> Voltage Range	Vvcco			0		3.5	V		
Output Low Voltage Compliance		Set by I <sub>OUT</sub> , R <sub>TERM</sub> , and '	Vcco		-0.5		V		
Output High Voltage	VoH	ICH_ = INCH_ = ICL_ = INC	:L_ = 0	V <sub>CCO</sub>	VCCO - 0.02		V		
Output Low Voltage	VoL	ICH_ = INCH_ = ICL_ = INC	:L_ = 0		V <sub>CCO</sub> - 0.4		V		
Output Voltage Swing				0.350	0.380	0.442	V		
Termination Resistor	R <sub>TERM</sub>	Single-ended measureme CH_, NCH_, CL_, NCL_	ent from V <sub>CCO</sub> _ to	48		52	Ω		
Differential Rise Time	t <sub>R</sub>	20% to 80%			200		ps		
Differential Fall Time	tF	20% to- 80%			200		ps		
OPEN-EMITTER LOGIC OUTPUTS	OPEN-EMITTER LOGIC OUTPUTS (CH_, NCH_, CL_, NCL_: MAX996JCCQ)								
V <sub>CCO_</sub> Voltage Range	Vcco			-0.1		3.5	V		
V <sub>CCO</sub> Supply Current	lvcco	All outputs 50Ω to (V <sub>VCCO</sub> - 2V)			330		mA		
Output High Voltage	V <sub>OH</sub>	50Ω to (V <sub>VCCO</sub> 2V)		Vcco - 1	VCCO - 0.88		V		
Output Low Voltage	VoL	50Ω to (V <sub>VCCO</sub> 2V)			V <sub>CCO</sub> - 1.73	V <sub>CCO</sub> - 1.6	V		
Output Voltage Swing		50Ω to (V <sub>VCCO</sub> 2V)		800	850	900	mV		
		•							

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +9.75V, V_{EE} = -5.25V, V_{CCO}_{-} = 2.5V, SC1 = SC0 = 0, V_{CPHV}_{-} = 7.2V, V_{CPLV}_{-} = -2.2V, T_{J} = +85^{\circ}C$ , unless otherwise noted. All temperature coefficients are measured at  $T_{J} = +60^{\circ}C$  to  $+100^{\circ}C$ , unless otherwise noted.) (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Differential Rise Time	t <sub>R</sub>	20% to 80%		500		ps
Differential Fall Time	t <sub>F</sub>	20% to 80%		500		ps
CLAMPS						
High Clamp Input Voltage Range	V <sub>CPH</sub> _		-0.3		+7.5	V
Low Clamp Input Voltage Range	V <sub>CPL</sub>		-2.5		+5.3	V
Clamp Offset Voltage	Vos	At DUT_ with IDUT_ = 1mA, VCPHV_ = 1.5V			±100	mV
Clamp Onset Voltage	VOS	At DUT_ with I <sub>DUT</sub> _ = -1mA, V <sub>CPLV</sub> _ = 1.5V			±100	IIIV
Offset Voltage Temperature Coefficient				±0.5		mV/°C
Clares Davier Curely Deigation	etion PSRR	V <sub>CC</sub> and V <sub>EE</sub> independently set to their min and max values, I <sub>DUT</sub> = 1mA, V <sub>CPHV</sub> = 0	40			dB
Clamp Power-Supply Rejection		V <sub>CC</sub> and V <sub>EE</sub> independently set to their min and max values, I <sub>DUT</sub> = -1mA, V <sub>CPLV</sub> = 0	40	40		uБ
Voltage Gain	Av		0.96		1.00	V/V
Voltage Gain Temperature Coefficient				-100		ppm/°C
Clarent in a site.		$I_{DUT}$ = 1mA, $V_{CPLV}$ = -1.5V, $V_{CPHV}$ = -0.3V to 6.5V		±10		
Clamp Linearity		$I_{DUT}$ = -1mA, $V_{CPHV}$ = 6.5V, $V_{CPLV}$ = -1.5V to 5.3V		±10		mV
Short Circuit Output Current	leur-	V <sub>CPHV</sub> = 0, V <sub>CPLV</sub> = -1.5V, V <sub>DUT</sub> = 6.5V	50		95	mA
Short-Circuit Output Current	I <sub>DUT</sub>	V <sub>CPLV</sub> = 5V, V <sub>CPHV</sub> = 6.5V, V <sub>DUT</sub> = -1.5V	-95		-50	IIIA
Clamp DC Impedance	Pour	V <sub>CPHV</sub> = 3V, V <sub>CPLV</sub> = 0, I <sub>DUT</sub> = -5mA and -15mA	50		55	Ω
	Rout	V <sub>CPHV</sub> = 3V, V <sub>CPLV</sub> = 0, I <sub>DUT</sub> = 5mA and 15mA	50		55	22


- Note 1: All min and max limits are 100% tested in production. Tests are performed at worst-case supply voltages where applicable.
- **Note 2:** Total for quad device at worst-case setting.  $R_L \ge 10M\Omega$ . The applicable supply currents are measured with typical supply voltages.
- **Note 3:** Does not include internal dissipation of the comparator outputs. With output loads of 50Ω to (V<sub>VCCO</sub>\_ 2V), this adds 240mW typical to the total chip power (MAX996\_ \_HCCQ, MAX996\_ \_JCCQ).
- Note 4: Provided that the Absolute Maximum Ratings are not exceeded, externally forced voltages may exceed this range.
- Note 5: Transition time from LLEAK being asserted to leakage current dropping below specified limits.
- Note 6: Transition time from LLEAK being deasserted to output returning to normal operating mode.
- Note 7: Based on simulation results only.
- Note 8: With the exception of Offset and Gain/CMRR tests, reference input values are calibrated for offset and gain.
- Note 9: Relative to straight line between 0 and 3V.
- **Note 10:** Full ranges are -1.3V ≤  $V_{DHV}$  ≤ 6.5V, -1.5V ≤  $V_{DTV}$  ≤ 6.5V, -1.5V ≤  $V_{DLV}$  ≤ 6.3V.
- **Note 11:** Nominal target value is  $50\Omega$ . Contact factory for alternate trim selections within the  $40\Omega$  to  $50\Omega$  range.
- Note 12: V<sub>DTV</sub> = 1.5V, R<sub>S</sub> = 50Ω. External signal driven into T-line is a 0 to 3V edge with 1.2ns rise time (10% to 90%). Measurement is made using the comparator.
- Note 13: Measured from the crossing point of DATA\_inputs to the settling of the driver output.


- **Note 14:** Prop delays are measured from the crossing point of the differential input signals to the 50% point of expected output swing. Rise time of the differential inputs DATA\_ and RCV\_ is 250ps (10% to 90%).
- **Note 15:** Rising edge to rising edge or falling edge to falling edge.
- **Note 16:** Specified amplitude is programmed. At this pulse width, the output reaches at least 95% of its nominal (DC) amplitude. The pulse width is measured at DATA\_.
- **Note 17:** Specified amplitude is programmed. Maximum data rate specified in transitions per second. A square wave that reaches at least 95% of its programmed amplitude may be generated at one-half of this frequency.
- **Note 18:** Crosstalk from any driver to the other three channels. Aggressor channel is driving  $3V_{P-P}$  into a  $50\Omega$  load. Victim channels are in term mode with  $V_{DTV} = 1.5V$ .
- Note 19: Indicative of switching speed from DHV\_ or DLV\_ to DTV\_ and DTV\_ to DHV\_ or DLV\_ when V<sub>DLV</sub>\_ < V<sub>DTV</sub>\_ < V<sub>DHV</sub>\_. If V<sub>DTV</sub>\_ < V<sub>DLV</sub>\_ or V<sub>DTV</sub>\_ > V<sub>DHV</sub>\_, switching speed is degraded by approximately a factor of 3.
- Note 20: Change in Offset Voltage over input range.
- Note 21: Change in Offset Voltage with power supplies independently set to their minimum and maximum values.
- Note 22: Unless otherwise noted, all Prop Delays are measured at 40MHz, V<sub>DUT</sub> = 0 to 2V, V<sub>CHV</sub> = V<sub>CLV</sub> = 1V, slew rate = 2V/ns, Z<sub>S</sub> = 50Ω, driver in Term Mode with V<sub>DTV</sub> = 0V. Comparator outputs are terminated with 50Ω to GND at scope input with V<sub>CCO</sub> = 2V. Open-collector outputs are also terminated (internally or externally) with R<sub>TERM</sub> = 50Ω to V<sub>CCO</sub>. Measured from V<sub>DUT</sub> crossing calibrated CHV\_/CLV\_ threshold to crossing point of differential outputs.
- Note 23: V<sub>DUT</sub> = 0 to 1V, V<sub>CHV</sub> = V<sub>CLV</sub> = 0.5V. At this pulse width, the output reaches at least 90% of its DC Voltage swing. The pulse width is measured at the crossing points of the differential outputs.
- Note 24: Relative to propagation delay at V<sub>CHV</sub> = V<sub>CLV</sub> = 1.5V. V<sub>DUT</sub> = 200mV<sub>P-P</sub>. Overdrive = 100mV.


### **Typical Operating Characteristics**


# DRIVER SMALL-SIGNAL RESPONSE DLV\_= 0V RL = 50\Omega DHV\_= 200mV DHV\_= 100mV t = 2.5ns/div DRIVER TRAILING-EDGE TIMING ERROR vs. PULSE WIDTH























### Typical Operating Characteristics (continued)




### Typical Operating Characteristics (continued)





### Typical Operating Characteristics (continued)




### **Typical Operating Characteristics (continued)**









A: DUT\_ = DTV\_ = 1.5V, DHV\_ = 3V, DLV\_ = 0, CHV\_ = CLV\_ = 0, CPHV\_ = 7.2V, CPLV\_ = -2.2V B: SAME AS A EXCEPT DUT\_ = HIGH-Z C: SAME AS B EXCEPT DUT\_ = LOW LEAK



A: DUT\_ = DTV\_ = 1.5V, DHV\_ = 3V, DLV\_ = 0, CHV\_ = CLV\_ = 0, CPHV\_ = 7.2V, CPLV\_ = -2.2V B: SAME AS A EXCEPT DUT\_ = HIGH-Z C: SAME AS B EXCEPT DUT\_ = LOW LEAK



 $\begin{array}{l} \text{DUT} = \text{DTV} = \text{1.5V, DHV} = \text{3V, DLV} = \text{0,} \\ \text{CHV} = \text{CLV} = \text{0, CPHV} = \text{7.2V, CPLV} = \text{-2.2V,} \\ \text{V}_{\text{CC}} = \text{9.75V, V}_{\text{EE}} = \text{-5.25V} \end{array}$ 



 $\begin{array}{l} {\sf DUT\_} = {\sf DTV\_} = 1.5{\sf V}, \ {\sf DHV\_} = 3{\sf V}, \ {\sf DLV\_} = 0, \\ {\sf CHV\_} = {\sf CLV\_} = 0, \ {\sf CPHV\_} = 7.2{\sf V}, \ {\sf CPLV} = -2.2{\sf V}, \\ {\sf V_{CC}} = 9.75{\sf V}, \ {\sf V_{EE}} = -5.25{\sf V} \end{array}$ 

### Pin Description

PIN			FUNCTION				
MAX9965	MAX9966	NAME	FUNCTION				
1	25	V <sub>CCO</sub> 34	Channel 3/4 Collector Voltage Input. For open-collector outputs, this is the pullup voltage for the internal termination resistors. For open-emitter outputs, this is the collector voltage of the output transistors. Not internally connected on open-collector versions without internal termination resistors. VCCO34 services both channel 3 and channel 4.				
2	24	DATA4	Channel 4 Multiplexer Control Inputs. Differential controls DATA4 and NDATA4 select				
3	23	NDATA4	driver 4's input from DHV4 or DLV4. Drive DATA4 above NDATA4 to select DHV4. Drive NDATA4 above DATA4 to select DLV4.				
4	22	RCV4	Channel 4 Multiplexer Control Inputs. Differential controls RCV4 and NRCV4 place channel 4 into receive mode. Drive RCV4 above NRCV4 to place channel 4 into				
5	21	NRCV4	receive mode. Drive NRCV4 above RCV4 to place channel 4 into drive mode.				
6	20	DATA3	Channel 3 Multiplexer Control Inputs. Differential controls DATA3 and NDATA3 select				
7	19	NDATA3	driver 3's input from DHV3 or DLV3. Drive DATA3 above NDATA3 to select DHV3.  Drive NDATA3 above DATA3 to select DLV3.				
8	18	RCV3	Channel 3 Multiplexer Control Inputs. Differential controls RCV3 and NRCV3 place				
9	17	NRCV3	channel 3 into receive mode. Drive RCV3 above NRCV3 to place channel 3 into receive mode. Drive NRCV3 above RCV3 to place channel 3 into drive mode.				
10, 27, 54, 55, 60, 61, 65, 66, 71, 72, 99	16, 27, 54, 55, 60, 61, 65, 66, 71, 72, 99	VEE	Negative Power-Supply Input				
11, 28, 51, 56, 62, 64, 70, 75, 98	15, 28, 51, 56, 62, 64, 70, 75, 98	GND	Ground Connection				
12	14	RST	Reset Input. Asynchronous reset input for the serial register. $\overline{RST}$ is active low and asserts low-leakage mode. At power-up, hold $\overline{RST}$ low until V <sub>CC</sub> and V <sub>EE</sub> have stabilized.				
13	13	CS	Chip Select Input. Serial port activation input. CS is active low.				
14	12	SCLK	Serial Clock Input. Clock for serial port.				
15	11	DIN	Data Input. Serial port data input.				
16, 26, 52, 58, 68, 74, 100	10, 26, 52, 58, 68, 74, 100	Vcc	Positive Power-Supply Input				
17	9	NRCV2	Channel 2 Multiplexer Control Inputs. Differential controls RCV2 and NRCV2 place				
18	8	RCV2	channel 2 into receive mode. Drive RCV2 above NRCV2 to place channel 2 into receive mode. Drive NRCV2 above RCV2 to place channel 2 into drive mode.				
19	7	NDATA2	Channel 2 Multiplexer Control Inputs. Differential controls DATA2 and NDATA2 select driver 2's input from DHV2 or DLV2. Drive DATA2 above NDATA2 to select DHV2.				
20	6	DATA2	Drive NDATA2 above DATA2 to select DLV2.				
21	5	NRCV1	Channel 1 Multiplexer Control Inputs. Differential controls RCV1 and NRCV1 place				
22	4	RCV1	channel 1 into receive mode. Drive RCV1 above NRCV1 to place channel 1 into receive mode. Drive NRCV1 above RCV1 to place channel 1 into drive mode.				
23	3	NDATA1	Channel 1 Multiplexer Control Inputs. Differential controls DATA1 and NDATA1 select driver 1's input from DHV1 or DLV1. Drive DATA1 above NDATA1 to select DHV1.				
24	2	DATA1	Drive NDATA1 above DATA1 to select DLV1.				

### Pin Description (continued)

PIN			
MAX9965	MAX9966	NAME	FUNCTION
25	1	V <sub>CCO</sub> 12	Channel 1/2 Collector Voltage Input. For open-collector outputs, this is the pullup voltage for the internal termination resistors. For open-emitter outputs, this is the collector voltage of the output transistors. Not internally connected on open-collector versions without internal termination resistors. V <sub>CCO</sub> 12 services both channel 1 and channel 2.
29	97	NCL2	Channel 2 Low Comparator Output. Differential output of channel 2 low comparator.
30	96	CL2	Chairle 2 Low Comparator Output. Differential output of Chairle 2 low Comparator.
31	95	NCH2	Channel 2 High Comparator Output Differential output of shapped 2 high comparator
32	94	CH2	Channel 2 High Comparator Output. Differential output of channel 2 high comparator.
33	93	NCL1	Channel 1 Law Comparator Output Differential output of channel 1 law comparator
34	92	CL1	Channel 1 Low Comparator Output. Differential output of channel 1 low comparator.
35	91	NCH1	Channel 1 High Campagatay Outrout Differential systems of shapped 1 high campagatay
36	90	CH1	Channel 1 High Comparator Output. Differential output of channel 1 high comparator.
37	89	CPHV2	Channel 2 High Clamp Reference Input
38	88	CPLV2	Channel 2 Low Clamp Reference Input
39	87	DHV2	Channel 2 Driver High Reference Input
40	86	DLV2	Channel 2 Driver Low Reference Input
41	85	DTV2	Channel 2 Driver Termination Reference Input
42	84	CHV2	Channel 2 High Comparator Reference Input
43	83	CLV2	Channel 2 Low Comparator Reference Input
44	82	CPHV1	Channel 1 High Clamp Reference Input
45	81	CPLV1	Channel 1 Low Clamp Reference Input
46	80	DHV1	Channel 1 Driver High Reference Input
47	79	DLV1	Channel 1 Driver Low Reference Input
48	78	DTV1	Channel 1 Driver Termination Reference Input
49	77	CHV1	Channel 1 High Comparator Reference Input
50	76	CLV1	Channel 1 Low Comparator Reference Input
53	73	DUT1	Channel 1 Device Under Test Input/Output. Combined I/O for driver, comparator, and clamp.
57, 69	57, 69	N.C.	No Connect. Leave open.
59	67	DUT2	Channel 2 Device Under Test Input/Output. Combined I/O for driver, comparator, and clamp.
63	63	TEMP	Temperature Monitor Output

### Pin Description (continued)

PIN			FUNCTION	
MAX9965	MAX9966	NAME	FUNCTION	
67	59	DUT3	Channel 3 Device Under Test Input/Output. Combined I/O for driver, comparator, and clamp.	
73	53	DUT4	Channel 4 Device Under Test Input/Output. Combined I/O for driver, comparator, and clamp.	
76	50	CLV4	Channel 4 Low Comparator Reference Input	
77	49	CHV4	Channel 4 High Comparator Reference Input	
78	48	DTV4	Channel 4 Driver Termination Reference Input	
79	47	DLV4	Channel 4 Driver Low Reference Input	
80	46	DHV4	Channel 4 Driver High Reference Input	
81	45	CPLV4	Channel 4 Low Clamp Reference Input	
82	44	CPHV4	Channel 4 High Clamp Reference Input	
83	43	CLV3	Channel 3 Low Comparator Reference Input	
84	42	CHV3	Channel 3 High Comparator Reference Input	
85	41	DTV3	Channel 3 Driver Termination Reference Input	
86	40	DLV3	Channel 3 Driver Low Reference Input	
87	39	DHV3	Channel 3 Driver High Reference Input	
88	38	CPLV3	Channel 3 Low Clamp Reference Input	
89	37	CPHV3	Channel 3 High Clamp Reference Input	
90	36	CH4	Channel 4 High Comparator Output Differential outputs of shapped 4 high comparator	
91	35	NCH4	Channel 4 High Comparator Output. Differential outputs of channel 4 high comparator.	
92	34	CL4	Channel 4 law Commovator Outrout Differential outrouts of channel 4 law commovator	
93	33	NCL4	Channel 4 Low Comparator Output. Differential outputs of channel 4 low comparator.	
94	32	CH3	Channel 2 High Comparator Output Differential outputs of shannel 2 high secretary	
95	31	NCH3	Channel 3 High Comparator Output. Differential outputs of channel 3 high comparato	
96	30	CL3	Channel 3 Low Comparator Output. Differential outputs of channel 3 low comparator.	
97	29	NCL3	onamer 3 Low Comparator Output. Differential outputs of charmer 3 10w comparator.	




Figure 1. MAX9965/MAX9966 Block Diagram

### **Detailed Description**

The MAX9965/MAX9966 four-channel, high-speed pin electronics driver and comparator ICs for automatic test equipment include, for each channel, a three-level pin driver, a dual comparator, and variable clamps (Figure 1). The driver features a -1.5V to +6.5V operating range and high-speed operation, including high-Z and active termination (3rd-level drive) modes, which is highly linear even at low-voltage swings. The devices are similar to the MAX9963/MAX9964 but with a comparator that provides even lower timing dispersion, due to changes in input slew rate and pulse width. The clamps provide damping of high-speed DUT\_ waveforms when the device is configured as a high-impedance receiver.

Each of the four channels has high-speed, differential inputs compatible with ECL, LVPECL, LVDS, and GTL signal levels, with optional 100 $\Omega$  differential input terminations. Optional internal resistors at DATA\_ and RCV\_ provide differential termination of LVDS inputs. Optional internal resistors at CH\_ and CL\_ provide the pullup voltage and source termination for open-collector comparator outputs. These options significantly reduce the discrete component count on the circuit board.

The MAX9965/MAX9966 are available in two grade options. An A-grade version provides tighter matching of gain and offset of the drivers, and tighter offset matching of the comparators. This allows reference levels to be shared across multiple channels in cost-sensitive systems. A B-grade version provides lower cost for system designs that incorporate independent reference levels for each channel.

The MAX9965/MAX9966 modal operation is programmed through a 3-wire, low-voltage, CMOS-compatible serial interface.

#### **Output Driver**

The driver input is a high-speed multiplexer that selects one of three voltage inputs: DHV\_, DLV\_, or DTV\_. This switching is controlled by high-speed inputs DATA\_ and RCV\_, and mode control bit TMSEL. A slew-rate circuit controls the slew rate of the buffer input. One of four possible slew rates can be selected (Table 1); the speed of the internal multiplexer sets the 100% driver slew rate (see the Driver Large-Signal Response in the *Typical Operating Characteristics*).

DUT\_ can be toggled at high speed between the buffer output and high-impedance mode, or it can be placed in low-leakage mode (Figure 2, Table 2). In high-impedance mode, the clamps are connected. This switching is controlled by the high-speed input RCV\_ and the mode control bits TMSEL and LLEAK. In high-impedance mode, the bias current at DUT\_ is less than 2µA over the 0 to 3V range, while the node maintains its ability to track high-speed signals. In low-leakage mode, the bias current at DUT\_ is further reduced to less than 15nA. See the Low-Leakage Mode section for more detailed information.

The nominal driver output resistance is  $50\Omega$ . Contact the factory for different values within the  $40\Omega$  to  $50\Omega$  range.




Figure 2. Simplified Driver Channel

**Table 1. Slew Rate Logic** 

SC1	SC0	DRIVER SLEW RATE (%)
0	0	100
0	1	75
1	0	50
1	1	25

**Table 2. Driver Logic** 

EXTERNAL CONNECTIONS		INTERNAL CONTROL REGISTER		DRIVER OUTPUT	
DATA_	RCV_	TMSEL	LLEAK		
1	0	Χ	0	Drive to DHV_	
0	0	Χ	0	Drive to DLV_	
Х	1	1	0	Drive to DTV_ (term mode)	
Х	1	0	0	High-impedance mode (high-z)	
Х	Х	Χ	1	Low-leakage mode	

#### **Clamps**

A pair of voltage clamps (high and low) can be configured to limit the voltage at DUT\_, and to suppress reflections when the channel is configured as a highimpedance receiver. The clamps behave as diodes connected to the outputs of high-current buffers. Internal circuitry compensates for the diode drop at 1mA clamp current. Set the clamp voltages using external connections CPHV\_ and CPLV\_. The clamps are enabled only when the driver is in the high-impedance mode (Figure 2). For transient suppression, set the clamp voltages to approximately the minimum and maximum expected DUT voltage range and must be empirically determined. The optimal clamp voltages are application specific. If clamping is not desired, set the clamp voltages at least 0.7V outside the expected DUT voltage range; overvoltage protection remains active without loading DUT\_.

#### **Comparators**

The MAX9965/MAX9966 have two independent highspeed comparators for each channel. Each comparator has one input connected internally to DUT\_ and the other input connected to either CHV\_ or CLV\_ (Figure 1). Comparator outputs are a logical result of the input conditions, as indicated in Table 3.

The MAX9965/MAX9966s' comparators feature BJT inputs for improved comparator dispersion in contrast to the MAX9963/MAX9964s' JFET comparators.

**Table 3. Comparator Logic** 

DUT_ > CHV_	DUT_ > CLV_	CH_	CL_	
0	0	0	0	
0	1	0	1	
1	0	1	0	
1	1	1	1	




Figure 3. Open-Collector Comparator Outputs




Figure 4. Open-Emitter Comparator Outputs

Three configurations are available for the comparator differential outputs to ease interfacing with a wide variety of logic families. An open-collector configuration switches an 8mA current source between two outputs. This configuration is available with and without internal termination resistors connected to  $V_{CCO}$  (Figure 3). For external termination, leave  $V_{CCO}$  unconnected and add the required external resistors. These resistors are typically  $50\Omega$  to the pullup voltage at the receiving end of the output trace. Alternate configurations may be used, provided that the Absolute Maximum Ratings are not exceeded. For internal termination, connect  $V_{CCO}$  to the desired VOH voltage. Each output provides a nominal  $400mV_{P-P}$  swing and  $50\Omega$  source termination.

An open-emitter configuration is also available (Figure 4). Connect an external collector voltage to  $V_{CCO}$  and add external pulldown resistors. These are typically  $50\Omega$  to  $V_{CCO}$  -2V at the receiving end of the output trace. Alternate configurations may be used, provided that the Absolute Maximum Ratings are not exceeded.

#### Low-Leakage Mode, LLEAK

Asserting LLEAK through the serial port or with RST places the MAX9965/MAX9966 into a very-low-leakage state in which the DUT\_ input current is less than 15nA over the 0 to 3V range. In this mode, the driver, comparators, and clamps are disabled. This mode is convenient for making IDDQ and PMU measurements without the need for an output disconnect relay. LLEAK is programmed independently for each channel. If DUT\_ is driven with a high-speed signal while LLEAK is asserted, leakage current momentarily increases beyond the limits specified for normal operation. The Low-Leakage Recovery specification in the *Electrical Characteristics* table indicates device behavior under this condition.

**Table 4. Shift Register Functions** 

BIT	NAME	FUNCTION			
D7	1E	Channel 1 Write Enable. Set to 1 to update the control byte for channel 1. Se to zero to make no change to channel 1.			
D6	2E	Channel 2 Write Enable. Set to 1 to update the control byte for channel 2. Set to zero to make no change to channel 2.			
D5	3E	Channel 3 Write Enable. Set to 1 to update the control byte for channel 3. Se to zero to make no change to channel 3.			
D4	4E	Channel 4 Write Enable. Set to 1 to update the control byte for channel 4. Se to zero to make no change to channel 4.			
D3	LLEAK	Low-Leakage Select. Set to 1 to put driver and clamps into low-leakage mode. Set to zero for normal operation.			
D2	SC1	Driver Slew Rate Select. SC1 and SC0			
D1	SC0	set the driver slew rate. See Table 1.			
D0	TMSEL	Driver Termination Select. Set to 1 to force the driver output to the DTV_voltage (term mode) when RCV_ = 1. Set to zero to place the driver into a high impedance state (high-z mode) when RCV_ = 1. See Table 2.			




Figure 5. Serial Interface Timing




Figure 6. Serial Interface

#### **Temperature Monitor**

Each device supplies a single temperature output signal, TEMP, that asserts a nominal output voltage of 3.43V at a die temperature of  $+70^{\circ}$ C (343K). The output voltage increases proportionately with temperature at a rate of  $10\text{mV}/^{\circ}$ C. The temperature sensor output impedance is  $15\text{k}\Omega$  (typ).

#### Serial Interface and Device Control

A CMOS-compatible serial interface controls the MAX9965/MAX9966 modes (Figure 6). Control data flow into a bit shift register (MSB first) and are latched when  $\overline{\text{CS}}$  is taken high, as shown in the serial timing diagram, Figure 5. Data from the shift register are then loaded into any or all of a group of four quad latches, determined by bits D4 through D7, as indicated in Figure 6 and Table 4. The quad latches contain the four mode bits for each channel of the quad pin driver. The mode bits, in conjunction with external inputs DATA\_

and RCV\_, manage the features of each channel, as shown in Tables 1 and 2.  $\overline{RST}$  sets LLEAK = 1 for all channels, forcing them into low-leakage mode. All other bits are unaffected. At power-up, hold  $\overline{RST}$  low until VCC and VFF have stabilized.

#### **Heat Removal**

These devices require heat removal under normal circumstances through the exposed pad, either by soldering to circuit board copper (MAX9966) or by use of an external heat sink (MAX9965). The exposed pad is electrically at  $V_{\text{EE}}$  potential for both package types, and must be either connected to  $V_{\text{EE}}$  or isolated.

**Chip Information** 

**TRANSISTOR COUNT: 7293** 


PROCESS: Bipolar

### **Selector Guide**


PART	ACCURACY GRADE	COMPARATOR OUTPUT TYPE	COMPARATOR OUTPUT TERMINATION	HIGH-SPEED DIGITAL INPUT TERMINATION	HEAT EXTRACTION	PIN- PACKAGE
MAX9965ADCCQ*	А	Open collector	None	None	Тор	100 TQFP-EPR
MAX9965AKCCQ*	А	Open collector	None	100Ω LVDS	Тор	100 TQFP-EPR
MAX9965AGCCQ*	А	Open collector	50Ω to V <sub>CCO</sub>	100Ω LVDS	Тор	100 TQFP-EPR
MAX9965AHCCQ*	А	Open emitter	None	None	Тор	100 TQFP-EPR
MAX9965AJCCQ*	А	Open emitter	None	100Ω LVDS	Тор	100 TQFP-EPR
MAX9965BDCCQ*	В	Open collector	None	None	Тор	100 TQFP-EPR
MAX9965BKCCQ*	В	Open collector	None	100Ω LVDS	Тор	100 TQFP-EPR
MAX9965BGCCQ	В	Open collector	50Ω to V <sub>CCO</sub>	100Ω LVDS	Тор	100 TQFP-EPR
MAX9965BHCCQ*	В	Open emitter	None	None	Тор	100 TQFP-EPR
MAX9965BJCCQ	В	Open emitter	None	100Ω LVDS	Тор	100 TQFP-EPR
MAX9966ADCCQ*	А	Open collector	None	None	Bottom	100 TQFP-EP
MAX9966AKCCQ*	А	Open collector	None	100Ω LVDS	Bottom	100 TQFP-EP
MAX9966AGCCQ*	А	Open collector	50Ω to V <sub>CCO</sub>	100Ω LVDS	Bottom	100 TQFP-EP
MAX9966AHCCQ*	А	Open emitter	None	None	Bottom	100 TQFP-EP
MAX9966AJCCQ*	А	Open emitter	None	100Ω LVDS	Bottom	100 TQFP-EP
MAX9966BDCCQ*	В	Open collector	None	None	Bottom	100 TQFP-EP
MAX9966BKCCQ*	В	Open collector	None	100Ω LVDS	Bottom	100 TQFP-EP
MAX9966BGCCQ	В	Open collector	50Ω to V <sub>CCO</sub>	100Ω LVDS	Bottom	100 TQFP-EP
MAX9966BHCCQ*	В	Open emitter	None	None	Bottom	100 TQFP-EP
MAX9966BJCCQ*	В	Open emitter	None	100Ω LVDS	Bottom	100 TQFP-EP

<sup>\*</sup>Future product—contact factory for availability.

### **MAX9965 Pin Configuration**



### MAX9966 Pin Configuration



### Package Information

For the latest package outline information, go to **www.maxim-ic.com/packages**.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

24 \_\_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600